## What is claimed is:

1. A non-volatile synchronous memory device comprising.

an array of non-volatile memory cells arranged in a plurality of addressable banks, each bank comprises addressable rows and columns of non-volatile memory cells; and

a plurality of bank buffers coupled to each of the plurality of addressable banks, wherein each of the plurality of bank buffers comprises bits to store data from a row of memory cells contained in a corresponding bank of the plurality of addressable banks.

- 2. The non-volatile synchronous memory device of claim 1 wherein the plurality of addressable banks comprise four addressable banks.
- 3. The non-volatile synchronous memory flevice of claim 1 further comprising control circuitry to copy data from a first row of a first bank of the plurality of addressable banks to a first buffer of the plurality of buffers.
- 4. The non-volatile synchronous memory device of claim 3 wherein an address of the first row is predefined and the control circuitry copies the data in response to an externally provided command.
- 5. The non-volatile synchronous memory device of claim 1 wherein the plurality of buffers can be read while data is written to the plurality of banks.
- 6. A processing system comprising:

a processor; and

a non-volatile synchronous memory device coupled to the processor and comprising:

an array of non-volatile memory cells arranged in a plurality of addressable banks, each bank comprises addressable rows and columns of non-volatile memory cells, and

Attorney docket 400/044US01

Micron 00-0173

a plurality of bank buffers coupled to each of the plurality of addressable banks, wherein each of the plurality of bank buffers comprises bits to store data from a row of memory cells contained in a corresponding bank of the plurality of addressable banks

Subf

- 7. The processing system of claim 6 wherein the plurality of addressable banks comprise four addressable banks.
- 8. The processing system of claim 6 wherein the non-volatile synchronous memory device further comprises control circuitry to copy data from a first row of a first bank of the plurality of addressable banks to a first buffer of the plurality of buffers.
- 9. The processing system of claim 8 wherein an address of the first row is predefined and the control circuitry copies the data in response to an externally provided command.
- 10. The processing system of claim 6 wherein the plurality of buffers can be read while data is written to the plurality of banks.
- 11. A method of writing to a flash memory comprising:

  copying first data stored in a row of a non-volatile memory cell array bank to a buffer circuit;

performing a write operation to write second data to the array bank; and reading the first data from buffer circuit while performing the write operation.

- 12. The method of claim 11 further comprising:
  monitoring a status of the flash memory to determine when the write operation is completed.
- 13. The method of claim 12 wherein monitoring is performed by an external processor in response to the first data read from the buffer circuit.

Attorney docket 400.044US01

Micron 00-0173

14. The method of claim 11 wherein copying the first data is initiated by an external processor coupled to the flash memory.

- 15. The method of claim 11 wherein copying the first data and performing the write operation is initiated by an external processor coupled to the flash memory.
- 16. A method of operating a flash memory comprising:

  copying first data stored in a row of a first array bank to a buffer circuit;

  performing a write operation to write second data to the first array bank in response to an external processor coupled to the flash memory;

reading the first data from buffer circuit while performing the write operation, wherein the first data contains instruction code for the processor; and monitoring the write operation with the processor in response to the instruction code.

- 17. The method of claim 16 wherein monitoring the write operation comprises performing a loop read operation of a status register of the flash memory.
- 18. The method of claim 16 further comprises reading data from a second array bank with a second external processor while performing the write operation.
- 19. The method of claim 16 wherein copying first data to the buffer circuit is automatically performed by flash memory control circuitry in response to an externally provided write command.
- 20. The method of claim 16 wherein copying first data to the buffer circuit is performed in response to an externally provided command from the processor.
- 21. A method of operating a flash memory comprising:
  Attorney docket 400.044US01 Micro

copying first data stored in a first row of a first array bank to a buffer circuit in response to a command from an external processor coupled to the flash memory;

performing a write operation to write second data to a second row of the first array bank in response to a write command provided by the processor;

reading the first data from buffer circuit while performing the write operation in response to a read command provided by the processor, wherein the first data contains instruction code for the processor; and

monitoring a status register of the flash memory with the processor in response to the instruction code.

- The method of claim 21 further comprises reading data from a second array bank 22. with a second external processor while performing the write operation.
- 23. A method of operating a flash memory comprising: receiving a write command with the flash memory, wherein the write command is provided by an external processor coupled to the flash memory;

automatically copying first data stored in a first row of a first array bank to a buffer circuit in response to the write command;

performing a write operation to write second data to a second row of the first array bank in response to a write command provided by the processor;

reading the first data from buffer circuit while performing the write operation in response to a read command provided by the processor, wherein the first data contains instruction code for the processor; and

monitoring a status register of the flash memory with the processor in response to the instruction code.

- The method of claim 23 further comprises reading data from a second array bank 24. with a second external processor while performing the write operation.
- A method of operating a synchronous flash memory comprising: 25. Attorney docket 400/044US01 Micron 00-0173 48

storing instruction code in each of a plurality of array blocks of the synchronous flash memory; and

copying the instruction code from a first/array block to a buffer circuit, during a write operation, so that the instruction code can be read from the buffer circuit during the write operation.

- 26. The method of claim 25 wherein the synchronous flash memory comprises four array blocks.
- 27. The method of claim 25 wherein copying the instruction code is performed in response to an externally provided write command.

